

APPLICATION  
FOR  
UNITED STATES LETTERS PATENT

TITLE: DRIVING METHOD FOR LIQUID CRYSTAL DISPLAY  
APPLICANT: HSIEN-YING CHOU

CERTIFICATE OF MAILING BY EXPRESS MAIL

Express Mail Label No. EL983024687US

November 3, 2003  
Date of Deposit

**TITLE**

**DRIVING METHOD FOR LIQUID CRYSTAL DISPLAY**

**BACKGROUND OF THE INVENTION**

**Field of the Invention:**

5 The present invention relates to a driving method for a liquid crystal display and particularly to a driving method using variation in gate voltages to improve response time in the liquid crystal display.

**Description of the Prior Art:**

10 Blinking backlights to improve response time in liquid crystal displays require particular lamps and driving circuits. The development and design of these systems and elements are thus complex and costly.

15 A driving method applying multiple data inputs to one liquid crystal unit during one display period decreases the response time of the liquid crystal display, however, a data driver and a scan driver of an original liquid crystal display must be modified for application in this type of system, as must original data applied to the liquid crystal 20 unit, all of which contributes to higher development and design costs.

**SUMMARY OF THE INVENTION**

The object of the present invention is to provide a driving method for a liquid crystal display. The response 25 time of the liquid crystal display is decreased by changing the gate voltage to add a black frame between two data inputs. Thus, only a scan driver of the liquid crystal

display must be modified. The development and design costs of these systems are thus decreased.

The present invention provides a driving method for a liquid crystal display having a plurality of pixels. Each 5 pixel has a liquid crystal unit and a transistor. A drain and a gate of the transistor are connected to a data line and a scan line, respectively. A source of the transistor is connected to a first electrode of the liquid crystal unit. A second electrode of the liquid crystal unit is 10 connected to a common electrode. First, a gate voltage of the transistor is changed to drive the transistor. Then, a first display voltage of a first frame is applied to the liquid crystal unit. Next, the display voltage of the liquid crystal unit is changed to a blanking display voltage 15 of a black frame by changing the gate voltage of the transistor. At this time, the black frame is displayed on the liquid crystal unit. Thus, the long response time of the liquid crystal display is improved. Finally, the gate voltage of the transistor is changed again and a second 20 display voltage of a second frame is applied to the liquid crystal unit.

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

The present invention will become more fully understood from the detailed description given hereinbelow and the 25 accompanying drawings, given by way of illustration only and thus not intended to be limitative of the present invention.

Fig. 1 is a schematic structural diagram of an LCD panel according to an embodiment of the present invention.

Fig. 2 is a diagram of the voltage waveforms changed on the drive clock, three continuous scan lines and the voltage waveform across liquid crystals during two continuous frames according to the embodiment of the present invention.

5

#### DETAILED DESCRIPTION OF THE INVENTION

Fig. 1 is a schematic structural diagram of an LCD panel according to the embodiment of the present invention. As shown in Fig. 2, an LCD panel 200 has a plurality of pixels 100 arranged in an array structure. Each pixel 100 10 includes a liquid crystal capacitor  $C_{lc}$  of LC molecules, a control transistor 10 and a storage capacitor  $C_s$ . The drain terminal and the gate terminal of the control transistor 10 are connected to data lines (denoted by D1, D2...) and scan lines (denoted by G1, G2...), respectively. The source 15 terminal of the control transistor 10 is connected to a first electrode on one side of the liquid crystal capacitor  $C_{lc}$ . A second electrode on the other side of the LC capacitor  $C_{lc}$  is connected to a common electrode  $V_{com}$ . Furthermore, the data lines and the scan lines are coupled 20 to a data driver 202 and a scan driver 204, respectively. These data lines and scan lines control the pixels according to image data and scanning control data.

In the present embodiment, the LCD panel 200 driven by two-level gate voltages is used as an example. The method 25 provided by the present invention can be used in other LCD panels driven by multi-level gate voltages.

According to the present method, the scan driver 204 changes the gate voltage of the transistor 10 to drive the

transistor 10. Then, a first display voltage of a first frame is applied to the liquid crystal capacitor  $C_{lc}$ .

The varying amount of the gate voltage can be coupled to the liquid crystal capacitor  $C_{lc}$  to change the display voltage. Thus, the display voltage of the liquid crystal capacitor  $C_{lc}$  is changed to a blanking display voltage of a black frame by changing the gate voltage of the transistor 10. At this time, the black frame is displayed on the liquid crystal unit. Finally, the scan driver 204 changes the gate voltage of the transistor 10 to drive the transistor 10 again and a second display voltage of a second frame is applied to the liquid crystal capacitor  $C_{lc}$ .

Fig. 2 is a diagram of the voltage waveforms changed on the drive clock, three scan lines and the voltage waveform across liquid crystals during two continuous frames according to the embodiment of the present invention. In the present embodiment, line inversion is used as an example. Signal line (a) is the drive clock of the LCD panel 200. Between two vertical synchronizing signals 31 and 32, the voltage waveforms changed on three scan lines and the voltage waveforms across liquid crystals during two continuous frames of the embodiment in the present invention are shown in Fig. 2. To simply the illustration, scan lines G1, G2, and G3 shown in Fig. 1 are used as an example. Signal lines (b1), (c1) and (d1) represent the voltage waveform changed on scan lines G1, G2 and G3 respectively. The voltage changed on each scan line is equal to the voltage change on the gate of the transistor 10. Signal lines (b2), (c1) and (d2) represent the voltage waveform changed on the liquid crystal capacitors  $C_{lc}$  between scan

lines G1 and G2, G2 and G3, G3 and G4 respectively corresponding to points b, c, d shown in Fig. 1.

In Fig. 2, voltage  $V_{GH}$  represents the voltage when the transistor 10 turns on and voltage  $V_{GL}$  the voltage when the 5 transistor 10 turns off.

After the vertical synchronizing signal 31, the gate voltage of the transistor 10 coupled to the scan line G1 is changed. After the gate voltage moves to the voltage  $V_{GH}$  (referring to the signal line b1), the transistor 10 coupled 10 to the scan line G1 is driven. A first display voltage of a first frame is applied to the liquid crystal capacitor  $C_{1c}$ . Thus, the voltage of point b can be changed (referring to the signal line b2). When the transistor 10 coupled to the scan line G1 turns off and the gate voltage moves to the 15 voltage  $V_{GL}$ , the voltage of the liquid crystal capacitor  $C_{1c}$  equals the first display voltage (referring 33 shown in Fig. 2).

Then, the gate voltage of the transistor 10 coupled to the scan line G1 is changed to a voltage  $V_{GL+}$ . Thus, the 20 display voltage of the liquid crystal capacitor  $C_{1c}$  is coupled to a blanking display voltage of a black frame (referring 34 shown in Fig. 2). At this time, the black frame is displayed on the liquid crystal unit.

After the vertical synchronizing signal 32, the gate 25 voltage of the transistor 10 coupled to the scan line G1 is changed again. After the gate voltage moves to the voltage  $V_{GH}$  (referring to the signal line b1), the transistor 10 coupled to the scan line G1 is driven. A second display voltage of a second frame is applied to the liquid crystal 30 capacitor  $C_{1c}$ .

After the vertical synchronizing signal 31 and the gate voltage of the transistor 10 coupled to the scan line G1 moves from the voltage  $V_{GH}$  to the voltage  $V_{GL}$ , the gate voltage of the transistor 10 coupled to the scan line G2 is 5 changed. After the gate voltage moves to the voltage  $V_{GH}$  (referring to the signal line c1), the transistor 10 coupled to the scan line G2 is driven. A first display voltage of a first frame is applied to the liquid crystal capacitor  $C_{1c}$ . Thus, the voltage of point c can be changed (referring to 10 the signal line c2). When the transistor 10 coupled to the scan line G2 turns off and the gate voltage moves to the voltage  $V_{GL}$ , the voltage of the liquid crystal capacitor  $C_{1c}$  equals the first display voltage (referring 33 shown in Fig. 2).

15 Then, the gate voltage of the transistor 10 coupled to the scan line G2 is changed to a voltage  $V_{GL-}$ . Thus, the display voltage of the liquid crystal capacitor  $C_{1c}$  is coupled to a blanking display voltage of a black frame (referring 34 shown in Fig. 2). At this time, the black 20 frame is displayed on the liquid crystal unit.

After the vertical synchronizing signal 32 occurs and the gate voltage of the transistor 10 coupled to the scan line G1 moves from the voltage  $V_{GH}$  to the voltage  $V_{GL}$ , the gate voltage of the transistor 10 coupled to the scan line 25 G2 is changed again. After the gate voltage moves to the voltage  $V_{GH}$  (referring to the signal line c1), the transistor 10 coupled to the scan line G2 is driven. A second display voltage of a second frame is applied to the liquid crystal capacitor  $C_{1c}$ .

After the vertical synchronizing signal 31 occurs and the gate voltage of the transistor 10 coupled to the scan line G2 moves from the voltage  $V_{GH}$  to the voltage  $V_{GL}$ , the gate voltage of the transistor 10 coupled to the scan line 5 G3 is changed. After the gate voltage moves to the voltage  $V_{GH}$  (referring to the signal line d1), the transistor 10 coupled to the scan line G3 is driven. A first display voltage of a first frame is applied to the liquid crystal capacitor  $C_{lc}$ . Thus, the voltage of point c can be changed 10 (referring to the signal line d2). When the transistor 10 coupled to the scan line G3 turns off and the gate voltage moves to the voltage  $V_{GL}$ , the voltage of the liquid crystal capacitor  $C_{lc}$  equals the first display voltage (referring 33 shown in Fig. 2).

15 Then, the gate voltage of the transistor 10 coupled to the scan line G3 is changed to a voltage  $V_{GL+}$ . Thus, the display voltage of the liquid crystal capacitor  $C_{lc}$  is coupled to a blanking display voltage of a black frame (referring 34 shown in Fig. 2). At this time, the black 20 frame is displayed on the liquid crystal unit.

After the vertical synchronizing signal 32 occurs and the gate voltage of the transistor 10 coupled to the scan line G2 moves from the voltage  $V_{GH}$  to the voltage  $V_{GL}$ , the gate voltage of the transistor 10 coupled to the scan line 25 G3 is changed again. After the gate voltage moves to the voltage  $V_{GH}$  (referring to the signal line d1), the transistor 10 coupled to the scan line G3 is driven. A second display voltage of a second frame is applied to the liquid crystal capacitor  $C_{lc}$ .

In the present embodiment, line inversion is used as an example to illustrate the voltage waveforms changed on three scan lines G1~G3 and the voltage waveforms across liquid crystals during two continuous frames of the LCD panel 200.

5 Continuously, three scan lines of the LCD panel 200 such as Gn-1, Gn and Gn+1 (any continuously three scan lines of G1~Gm) can be analogized in the above illustration. Furthermore, other drive methods such as dual-lines inversion and multi-lines inversion can also be used in the

10 present invention.

Using the present driving method for the liquid crystal display, the response time of the liquid crystal display is decreased by changing the gate voltage to add a black frame between two data read in. Thus, only a scan driver of the

15 liquid crystal display must be modified. The development and design costs of these kind system are thus decreased.

The foregoing description of the preferred embodiments of this invention has been presented for purposes of illustration and description. Obvious modifications or

20 variations are possible in light of the above teaching. The embodiments were chosen and described to provide the best illustration of the principles of this invention and its practical application to thereby enable those skilled in the art to utilize the invention in various embodiments and with

25 various modifications as are suited to the particular use contemplated. All such modifications and variations are within the scope of the present invention as determined by the appended claims when interpreted in accordance with the breadth to which they are fairly, legally, and equitably

30 entitled.